


Approve	Check	Drawing
		



HV startup
 Critical conduction Mode PFC controller
 High performance LLC controller

All in one Green combo IC

MCZ5209SN



Application Manual
 Ver. 0.1 b (en)

新電元工業株式会社

Shindengen Electric Manufacturing Co., Ltd.

Disclaimers

Thank you for purchasing our products. This manual contains important information on the safe use of our products. Your safety is of the utmost importance to us. Please read these instructions carefully before using our products.

The following symbols mean:

	Warning	Improper use of the products can result in death, serious injury, or expensive damage to equipment.
	Caution	Improper use of the products can result in minor injuries or damage to equipment.

	Warning	<p>Although we are constantly making every effort to improve the quality and reliability of our products, there nevertheless remains a certain probability that the semiconductor products may occasionally fail or malfunction. Please take careful precautions against product failures or malfunctions to avoid any injuries, fire accidents or social loss by implementing safety designs such as redundancy designs, designs for fire spread prevention, and designs for preventing malfunctions.</p>
	Warning	<p>Our semiconductor products listed in this document are not designed or manufactured to be used in devices or systems requiring extremely high levels of quality and reliability, or the failure or malfunction of which may directly threaten human lives or cause injury. In the cases where the products are to be used in devices or systems for special applications or devices or systems for specialized applications shown below, always make sure to consult us in advance.</p> <p>Special Applications Transportation devices (automotive, marine, etc.), communication devices for core network, traffic signal devices, fire prevention/anticrime devices, various safety devices, medical devices, etc.</p> <p>Specialized Applications Nuclear power control systems, aircraft and aerospace devices, submarine relay devices, and systems for preserving life, etc.</p> <p>Even if it is not for a special or specialized application, when IC products are to be used for devices or systems that are desired to last for a long period under continuous operation, please make sure to consult us in advance.</p>
	Caution	Do not attempt under any conditions to repair or modify IC products by yourself. Doing so could result in electric shock, device breakage, fire, and malfunction.
	Caution	When an abnormal condition occurs, an excessive voltage or under voltage may be generated across the output terminals of the circuit. Install preventative measures (e.g. over-voltage protection, over-current protection) for the device by considering the possibility of a malfunction and/or breakage of a load in an abnormal condition.
	Caution	Do not switch on the circuit before confirming the proper connection and polarity of input and output terminals as an erroneous connection may cause breakage of the protection device or smoke/fire.
	Caution	Do not use the circuit beyond the rated input voltage and install a protection device on the input rail to prevent smoke/fire that may be caused from an abnormal condition.
	Caution	If a breakdown or other abnormal condition occurs during the use of the device, immediately stop power to the device and consult us at your earliest possible convenience.

- We reserve the right to make any changes to the contents of this manual without prior notice in accordance with modifications to IC products.
- Details of specifications should be exchanged at the adoption of the IC products.
- All information included in this manual is believed to be accurate and reliable. However, our company takes no responsibility for any injury or damage incurred when using the IC products as described in this manual. Neither do we take any responsibility for issues arising from infringement of patent or other rights caused by using this manual.
- The provision of this manual does not guarantee the right to use any third party's patent or other rights, or grant permission to use the patent or other rights of our company.
- No part of this manual may be reproduced or copied without the specific written consent of Shindengen Electric Mfg. Co., Ltd.

We are happy to provide circuit design support for safe use of the IC. Please consult our sales representative .

Table of contents

1 : General description	
1.1: Features	4
1.2: Block diagram	5
1.3: Pin assignment	5
1.4: Pin description	6
2 : Functional description	
2.1: introduction	7
2.1.1: functional section	7
2.1.1: IC operation mode	7
2.2: Supply	8
2.2.1: IC supplies (HV startup and Vc2 dropper)	8
2.3: PFC section	9-15
2.3.1: Critical conduction mode PFC operation	9
2.3.2: Zero current sensing : ZC (pin 3)	10
2.3.3: PFC output voltage sensing : FBP (pin 5)	11
2.3.4: PFC control phase compensation : COMP (pin 4)	12
2.3.5: PFC Gate driver :VGP (pin 1)	13
2.3.6: PFC protection	14-15
2.4: LLC section	16-26
2.4.1: Oscillator and Feed Back : FBL (pin 12)	16-17
2.4.2: LLC Gate driver : VGH,VGL (pin 22,16)	18
2.4.3: LLC protection	19-26
2.5: Common section	27-31
2.5.1: AC input line sensing : LS (pin 7)	27
2.5.2: Active standby and Burst mode	28-30
2.5.3: Thermal shutdown	31
3 : Selecting component value	
3.1: PFC section	32-36
3.2: LLC section	37-42
3.3: Common part	43-44
4 : Application example	
4.1: example circuit	45
5 : Mechanical dimension	
5.1: SOP24 (MCZ5209SN)	46

1 General description

MCZ5209SN is a LLC resonant controller with integrated CRM(Critical conduction mode / Transition mode / Boundary conduction mode) PFC controller and loss-less startup high voltage switch in one chip. Active standby function and burst mode operation improves light load efficiency. 600V withstanding high side direct gate driver and optimised protection assures robust compact resonant converter design by minimum component counts in high power applications like :

- LBP and OA equipment PSU
- AC adapters
- Flat panel TV/display PSU
- Industrial equipment PSU
- High power LED driver
- Audio amplifier PSU

1.1 Features

[common features]

1. Integrated PFC controller and LLC controller in SOP24(narrow) package
2. HV self-bias switch eliminates external startup resistor consumption or additional bias converter
3. Frequency / interval adjustable burst function
4. Active stbby function improves light load efficiency
5. Latched or non-latched protection selectable
6. TSD(Thermal shutdown) protects from heavy hazard of IC in abnormal condition
7. High IC supply withstanding (35V)

[PFC section]

1. Critical conduction mode operation
2. Bottom skipping operation minimizes turn-on loss
3. Current sensing resistor loss is small by low sensing threshold voltage (0.5V)
4. Loop open protection / dynamic OVP

[LLC section]

1. Highly reliable 600V gate driver
2. Stabilized gate drive VDD
3. Two mode OCP
 - OCP1 : fast shutdown of gate pulse for load short condition
 - OCP2 : slow frequency sweep protection for OLP
4. Capacitive mode protection
5. Brown Out protection
6. Safe startup function

1.2 Block diagram




Fig.1 . MCZ5209SN internal block diagram

1.3 Pin assignment




Fig.2 . MCZ5209SN pin assignment

1.4 Pin description

terminal	symbol	function
1	VGP	Gate drive output (PFC)
2	CSP	Current Sensing input (PFC) Protection threshold is 0.5V with LEB time of 200nsec
3	ZC	Zero Current detection signal input (PFC) Boost inductor sensing winding voltage is applied
4	COMP	error amp output for phase COMPensation(PFC) Connected to R/C filter
5	FBP	Feed Back input (PFC) : 3.0V threshold for PFC output, +8% for PFC dynamic OVP and 2.2V (0.2V hysteresis) for LLC brown-out
6	SGND	Signal Ground (PFC/LLC) Should be connected to PGND directly
7	LS	Line Sensing input (ALL) Usually used for AC input line sensing
8	ASTBY	Active Stdbby / Burst mode selection terminal (ALL) IC operation mode is switched according to terminal voltage level
9	BURST	BURST interval adjusting (ALL) : Hi-Lo = LLC disabled, Lo-Hi = LLC enabled. 2.0V threshold with 0.2V hysteresis
10	CSO	Current Sense comparator Output (LLC) : connected to timing capacitor to adjust frequency limit protection response.
11	CSL	Resonant Current Sensing input (LLC) Used for fast OCP, slow OLP and capacitive mode protection.
12	FBL	Feed Back input (LLC) : used for fmin/fmax/fss/Dead Time adjusting Connected to feedback opto coupler.
13	SST	Soft Start timing capacitor for normal mode connecting terminal. (LLC) Also used to adjust protection timer timing.
14	SSC	Soft Start timing capacitor for burst mode connecting terminal (LLC)
15	Vc1	Main IC supply input (ALL) : generally bias winding output DC voltage or external dc voltage is connected.
16	VGL	Gate drive output for Low side MOSFET (LLC)
17	PGND	Power Ground (PFC/LLC)
18	Vc2	Internal 12V regulator output for gate driver voltage source use (ALL)
19	NC	No connection (internally floating)
20	VB	Boot strapped voltage input for high side gate driver (LLC)
21	VS	LLC bridge point connecting terminal (LLC) Connected to source terminal of high side MOSFET
22	VGH	Gate drive output for High side MOSFET (LLC)
23	NC	No connection (internally floating)
24	Vin	HV startup switch input (ALL) High voltage input terminal for self bias

2 Functional description

- Electrical characteristics values are described in TYP. condition.

2.1 introduction

2.1.1 Functional section

MCZ5209SN consists of four functional part as follows.

Functional description is described in section 2.2, component value selection is in section 2.3.

- Supply section

Self bias and IC supply part . Refer to section 2.2.

- PFC control section

PFC operation control and protections. Refer to section 2.3.

- LLC control section

LLC operation control and protections . Refer to section 2.4

- common control section

Refer to section 2.5.

2.1.2 IC operation mode

MCZ5209SN has three operation modes.

PFC and LLC operation status is described in Table 1 and typical operating waveform is shown in Table 2.

Operation mode switching timing detail is described in section 2.5.2.


IC operation mode is switched according to ASTBY terminal voltage level.

Normal mode operation is presupposed hereafter unless otherwise described.

Table 1. PFC and LLC operation status in tree operation mode

	Normal mode	Active stdby mode	Burst mode
PFC	Enabled	Disabled	Disabled
LLC symmetry	Symmetric	Asymmetric	Asymmetric
LLC operation	Continuous	Continuous	Burst mode

Table 2. PFC and LLC operation waveform in three operation mode



* LLC works asymmetrically in Burst mode.

2.2 Supply

2.2.1 IC supplies (HV startup self bias and internal Vc2 dropper)

MCZ5209SN has an internal high voltage startup switch. With this function, external bias converter can be eliminated and total highly efficient PSU is simplified.

Fig.3 shows the startup current flow. Internal high voltage switch sources constant charging current to Vc2 capacitor C237.

Vc2 Charging current is varied according to Vc2 terminal voltage : $I_{dk(on)1}=2.8\text{mA}$ at $V_{c2}=1\text{V}$ and $I_{dk(on)2}=28.0\text{mA}$ at $V_{c2}=4\text{V}$.

When Vc2 terminal voltage exceeds 10V and PFC/LLC enabling condition is satisfied as described hereinafter, each converter enters into normal operation.

In startup period Vc2 is charged until Vc2 terminal voltage reaches to 13.3V as long as Vc1 terminal voltage is less than Vc1(dkoff) of 12.6V. Vc1 voltage increases by self-biased dc voltage charging from bias winding after LLC starts operating. High voltage switch cut offs when Vc1 terminal voltage exceeds Vc1(dkoff) of 12.6V and IC supply becomes only from self-bias winding dc voltage. After high voltage startup switch cut offed, Vc2 terminal voltage is clamped to Vc2(dkoff) of 12.0V.

When Vc1 terminal voltage decreased to Vc1(dkon) of 8.0V, high voltage startup switch turn ons again. IC stops operation when Vc2 terminal voltage decreased to Vc2(SP) of 8.0V.

Vc1 and Vc2 capacitor should be enough value to keep normal startup/shutdown sequence, generally 100u – 470uF (these values influence to burst interval and input power consumption also).

If C233 or C237 position is distant from IC terminal, place filtering MLCC of 0.1u-1uF close to IC to prevent malfunction.




Fig..3 High voltage startup switch

Table .3 IC supply operation threshold and characteristics

parameter	synbol	condition	Typ. spec
HV bias switch sourcing current 1	$I_{dk(on)1}$	$V_{in}=100\text{V}, V_{c2}=1.0\text{V}$	2.8 mA
HV bias switch sourcing current 2	$I_{dk(on)2}$	$V_{in}=100\text{V}, V_{c2}=4.0\text{V}$	28.0 mA
Vc2 voltage at HV bias switch = on	$V_{c2}(dkon)$	$V_{in}=100\text{V}$	13.3 V
Vc2 voltage at HV bias switch = off	$V_{c2}(dkoff)$	$V_{c1}=16\text{V}$	12.0 V
Vc1 voltage of HV bias disable	$V_{c1}(dkoff)$	$V_{in}=100\text{V}$	12.6 V
Vc1 voltage of HV bias enable	$V_{c1}(dkon)$	$V_{in}=100\text{V}$	8.0 V
Vc2 UVLO threshold (on)	$V_{c2}(st)$		10.0 V
Vc2 UVLO threshold (off)	$V_{c2}(sp)$		8.0 V

2.3 PFC section

2.3.1 Critical conduction mode PFC operation




Fig.4 .Critical conduction mode operation




Fig. 5 . Switching one cycle

Boost inductor current is principally repetitive triangle waveform as shown in Fig.4. Although T_{on} is constant in static condition (input AC voltage and output power) , T_{off} is varied according to sinusoidal input voltage. That results in large switching frequency variation.

Operating current is calculated from formulas below.

T_{on} and L is constant , so peak value of IL : $IL(peak)$ is proportional to input sinusoidal voltage V_{in} . V_{in} is sinusoidal, so $IL(peak)$ is also sinusoidal. (formula 1)

$$IL(peak) = \frac{V_{in} \times T_{on}}{L} \quad [A] \quad \text{--- (1)}$$

Where switching frequency is much higher than input AC frequency (50 – 60Hz),so V_{in} can be estimated as constant dc voltage in one switching period. (Fig. 5)

Input current i_{in} is equal to averaged PFC input current $IL(ave)$.

また, IL is repetitive triangle , so $IL(ave)$ equals to half value of $IL(peak)$. (Formula 2)

$$i_{in} = IL(ave) = \frac{IL(peak)}{2} \quad [A] \quad \text{--- (2)}$$

Substituting (1) to formula (2),

$$i_{in} = IL(ave) = \frac{IL(peak)}{2} = \frac{V_{in} \times T_{on}}{2L} \quad [A] \quad \text{--- (3)}$$

Formula (3) shows T_{on} control can shape input current proportional to V_{in} , and resultly power factor can be simply corrected.

Basic waveform of PFC operation is shown in Fig. 6.




Fig.6 . PFC operation waveform

2.3.2 Zero Current sensing : ZC (pin 3)

MCZ5209SN VGP turn on timing is determined by boost inductor winding sensed pulse voltage applied to ZC terminal.

VGP turns on when ZC terminal voltage decreases below $V_{zc(L)}$ of 0.5V as shown in Fig.7

As a result, demagnetization of boost inductor is completed at each switching period and PFC works in critical conduction mode.

Turn on threshold of 0.5V has 1V hysteresis to avoid undesired turn on cause by voltage ringing. When there is no ZC pulse input as a initial state like startup transition, IC generates VGP output at every restart timing interval of $T_{restart}$ 210us.

General CRM PFC has a disadvantage of too high switching frequency operation in light load condition. This causes turn on loss increase.

MCZ5209 limits too high frequency operation with bottom skipping function.

VGP output is disabled within 3.7usec after last cycle turn-off. If ZC turn on trigger appears in this period, IC skips gate output and waits for next trigger. As a result PFC works in bottom skip mode and turn on loss increase can be avoided.

Refer to section 3.1.5 also.




Fig.7 . PFC MOSFET ON timing (Z/C)

Table .4 ZC terminal **threshold** voltage and characteristics

description	symbol	condition	Typ. Spec.
ZC sensing threshold (H)	$V_{zc(H)}$		1.5 V
ZC sensing threshold (L)	$V_{zc(L)}$		0.5 V
Minimum OFF time	$T_{off(min)}$		3.7 us
Restarting interval	$T_{restart}$	ZC=0V	210 us

2.3.3 PFC output voltage sensing : FBP (pin 5)

MCZ5209SN stabilizes PFC output by varying on period of PFC MOSFET sensing output DC voltage.

PFC output dc voltage is applied to FBP terminal using dividing resistor (R111-R114, R115), and stabilized when FBP terminal voltage reaches to $V_{o(ref)}$ of 3.0V. (Fig.8)

Error amp output (COMP terminal voltage) and VGP ON period is proportional as shown in Fig.9.

Connect filter capacitor between FBP and GND, 1000pF – 2200pF is recommended.




Fig.8. FBP connection and internal block




Fig.9 . COMP terminal voltage vs On time characteristics

Table .5 FBP electrical characteristics

parameter	symbol	condition	Typ. Spec.
Error amp input threshold	$V_{o(ref)}$		3.0 V
Minimum ON time	$T_{on(min)}$	COMP= $V_{th(bst)}$	300 ns
Maximum ON time	$T_{on(max)}$	COMP=open or 5V	27.5 us

2.3.4 PFC control phase compensation : COMP (pin 4)

PFC control characteristics should be adjusted not to response input AC frequency. C / CR filter is used for phase compensation and gain adjustment. Typical connection is shown in Fig.10. 1u – 2.2uF for C133 / 0.22u-0.47uF for C132 And 1k – 10k ohm dor R132 is recommended as the initial value.




Fig.10 . COMP terminal connection

Table .6 COMP electrical characteristics

parameter	symbol	condition	typ.spec.
Error amp source current 1	leaso1	SST=0V,FBP=0.6V,COMP=3.0V	-100 μ A
Error amp source current 2	leaso2	SST=2.4V,FBP=0.6V,COMP=3.0V	-50 μ A
Error amp sink current	leasi	FBP=5.0V,COMP=3.0V	100 μ A
Burst mode entering threshold	Vth(bst)		0.8 V

2.3.5 PFC gate driver : VGP (pin 1)

Voltage source of gate driver is internally stabilized (V_{c2}) and drive capability of 0.58A(Source)/0.6A(Sink) enough suppresses undesired drive or control malfunctions caused by sharp gate driving current.

General gate drive connection is shown in Fig.11.
R1 and R2 according to desired MOSFET gate drive condition.

Sourcing resistor (R_{src}) = $R1 (A) / R1+R2 (B) (C)$

Sinking resistance (R_{sink}) = $R2 (A) (C) / R1 (B)$

Snappy (hard recovery) diode is not recommended for gate sinking use as shown in Fig.11 A), B).
Soft recovery type or low voltage SBD is recommended like :
D1NS4 (axial) , M1FM3 (SMD) --- Shindengen

PNP BJT sinking is effective when using large Q_g MOSFET as shown in Fig. 11 (C).




Fig.11. PFC gate drive connection

Table .7 PFC gate drive capability

parameter	symbol	condition	Typ. Spec.
Sourcing current	lout(so)P	$V_{c2}=V_B=13V$, $V_{GP}=0V$	-580 mA
Sinking current	lout(si)P	$V_{c2}=V_B=13V$, $V_{GP}=13V$	600 mA

2.3.6 PFC protection

2.3.6.1 PFC Over current limiter : CSP (pin 2)

PFC MOSFET source current is sensed by current sensing resistor connected between MOSFET Source terminal and primary ground. Sensed voltage is applied to CS terminal as shown in Fig.12.

VGP output is disabled instantaneously when CSP terminal voltage exceeds V_{csp} 0.5V. Operating point should be designed considering minimum input AC and maximum output power condition.

OCP does not work during Leading Edge Blanking time (TLEB) to avoid undesirable OCP operation caused by turn surge current. (Fig.13)

Insert R/C filter to avoid malfunction between CSP and GND. (Fig.12)

1000p-10000pF for C121 and 47ohm – 1k ohm for R126 is recommended.

See also section 3.1.8.




Fig.12 . CSP connection




Fig.13 . OCP operation timing

Table .8 CSP electrical characteristics

parameter	symbol	condition	Typ. Spec.
Input threshold	V_{csp}	FBP=1.0V	0.5 V
Leading edge blanking time	Tleb	CSP=1.0V	400 ns

2.3.6.2 output voltage protection (dynamic OVP / input UVLO / PFC loop open protection)

[Dynamic OVP]

VGP output is disabled when FBP terminal voltage exceeds $V_o(\text{ref}) \times 1.08$ and avoid output voltage excess overshoot to protect output capacitor.

[Input UVLO]

VGP output is disabled when FBP terminal voltage decreases to $V_{\text{fbp}}(\text{off})$ 0.35V and is enabled when voltage exceeds $V_{\text{fbp}}(\text{on})$ 0.45V again.

[Loop open protection]

Input UVLP also works as loop open protection.

When FBP sensing loop is opened or FBP – GND shorted, VGP output is disabled instantaneously.




Fig.14 . FBP connection and internal block

Table .9 PFC protection electrical characteristics

parameter	symbol	condition	Typ. Spec.
FBP ovp threshold	$V_{\text{fbp}}(\text{H})$		$V_o(\text{ref}) \times 1.08$ V
FBP loop open /UVLO threshold 1	$V_{\text{fbp}}(\text{on})$		0.45 V
FBP loop open /UVLO threshold 2	$V_{\text{fbp}}(\text{off})$		0.35 V

2.4 LLC section

2.4.1 Oscillator and Feed Back : FBL (pin 12)

MCZ5209SN operating frequency is determined by charging and discharging time of timing capacitor C_t connected FBL terminal.

C_t discharging period is the ON period of V_{GH} / V_{GL} , and C_t charging time is the OFF period of V_{GH} / V_{GL} (= Dead Time).

FBL triangle waveform works in double frequency of LLC converter operating frequency and V_{GH} and V_{GL} output is enabled alternately between dead time.

Operation timing is shown in Fig. 15.

C_t charging start threshold is changed according to LLC operation mode of symmetric mode and asymmetric mode as shown in Fig.16.






Fig.15. FBL connection(a) Operating timing (b)



(A) Normal mode (symmetrical LLC)



(B) Active stby mode / Burst mode (asymmetrical LLC)

Fig.16. Gate drive timing of symmetric/asymmetric operation

Control optocoupler PC1 is connected to FBL terminal through FB resistor.
 When PC1 current increases, operating frequency increases due to decrease of Ct discharging period and vice versa.
 Component value and frequency / dead time characteristics are shown in Fig.17.




Fig.17. Rt vs frequency (upper) frequency vs dead time (lower) characteristics

Table .10 FBL electrical characteristics

parameter	symbol	condition	Typ.spec.
FBL sourcing current	I _{fbl} (charge)	FBL=4.0V	-9.0 mA
FBL sourcing stop threshold	V _{fbl} (top)		4.75 V
FBL charging start threshold 1	V _{fbl} (bottom)1		3.4 V
FBL charging start threshold 2	V _{fbl} (bottom)2	Tss(3)	2.4 V
FBL charging start threshold 3	V _{fbl} (bottom)3	ASTBY=open	2.3 V

2.4.2 LLC Gate driver VGH,VGL (pin 22,16)

VGL drives low side MOSFET gate and VGH drives high side. 0.23A sourcing and 0.38A sinking capability is enough for middle power application avoiding undesirable operation caused by surge current of gate driving.

General gate drive connection is shown in Fig.18(A). Single resistor drive is enough in 100-200kHz operation with Qg 20-30nC MOSFET. When using large Qg MOSFET, Sinking diode is effective to speed up turn off as shown in Fig.18 (B),(C).

Snappy (hard recovery) diode is not recommended for sinking diode use, Soft recovery or small SBD is recommended like : D1NS4 (axial) , M1FM4 (SMD) – Shindengen




Fig.18. LLC gate drive connection

High side floating voltage for high side drive (VB) is generated by boot strapping circuit from Vc2 shown in Fig.19.

External bootstrap diode D233 connection achieves small difference between Vc2(low side gate drive voltage) and VB(high side gate drive voltage) and stable converter operation is assured by internally stabilized Vc2 voltage even in input/output transient condition or abnormal condition.

0.1 μ – 1 μ F MLCC is recommended for C239, and 600V soft recovery type FRD is recommended For bootstrap diode D233 like D1NK60(axial) or D1NF60(SMD) – Shindengen. Please take care of D233 creepage distance.




Fig.19. Boot strap for high side floating drive

Table .11 LLC gate driver capability

parameter	symbol	condition	Typ. Spec.
Sourcing current	Iout(so)L	Vc2=VB=13V , VGL=VGH=0V	-230 mA
Sinking current	Iout(si)L	Vc2=VB=13V , VGL=VGH=13V	380 mA

2.4.3 LLC protections

2.4.3.1 LLC OCP/OLP/Capacitive mode protection CSL,CSO (pin 11,10)

Primary resonant current is sensed by sensing resistor or sensing capacitor. Sensed voltage is applied to CSL terminal for current and capacitive mode protection use of MCZ5209SN
Fig.20 shows an example connection of resistor sensing case.




Fig.20. CSL and CSO connection

R221 is the main sensing resistor, and sensed voltage is applied to CSL terminal through R/C filter. R226 is a voltage divider to adjust OCP operating point. Component value setting is described in section 3.2.5.

CSL terminal has three threshold voltages for independent protections as shown in Table 12.

Table .12 Tree functions of CSL terminal

	symbol	function	CSL threshold voltage
1	OCP1	Cycle by cycle OCP	CSL $>+0.525V$ or $<-0.525V$
2	OCP2	Frequency limit OLP	CSL $>+0.35V$ or $<-0.35V$
3	di/dt	Capacitive mode protection	CSL $<+0.07V$ or $>-0.07V$

*OCP : Over current protection , OLP : Over load protection

[OCP1]

OCP1 cycle by cycle current protection operates when CSL voltage terminal exceeds $\pm 0.525V$. Specifically, $+0.525V$ in high side MOSFET ON period and $-0.525V$ in low side MOSFET ON period. Fig.21 shows operation timing example of OCP1 operation during high side MOSFET ON period.




Fig. 21. OCP1 operation timing

When OCP1 operates, MCZ5209SN behavior is as follows :

- (a) FBL starts Ct charging and disables VGH/VGL output instantaneously.
- (b) SST capacitor starts to be charged by 40uA for eight cycle of FBL triangle.
- (c) CSO capacitor starts to be charged by 750uA for eight cycle of FBL triangle.

Cycle by cycle fast protection prevents excess current flow of MOSFET or inductor saturation under abnormal condition like load short, winding short or output diode short. And timer delayed latching protection prevents overheat of winding or output diode in load short condition.

If OCP1 is not triggered within 8 cycle of FBL triangle, SST capacitor is discharge by Itimer(refresh) of 650uA until SST terminal voltage decreases to 2.1V.

[LEB]

LEB (Leading Edge Blanking) time is inserted to avoid undesirable OCP1 operation caused by hard switching turn on surge current or surge voltage due to parasitic inductances. OCP1 never operates even if CSL terminal voltage exceeds +/-0.525V during LEB period.

[internal filter]

200nsec filter is inserted in FBL voltage sensing loop to prevent oscillator malfunction , so OCP1 operation has a few hundred nsec delay including OCP comparator response.

[OCP2]

OCP2 operates when CSL terminal voltage exceeds +/-0.350V.

When OCP2 operates,MCZ5209SN behavior is as follows :

- (a) SST capacitor is charged during 8 cycle of FBL triangle. Charging current is varied according to CSO terminal voltage.
 - $0.9V \leq CSO < 1.0V$: SST charging disabled
 - $1.0V \leq CSO < 1.5V$: SST charging current is set to 1.7uA
 - $1.5V \leq CSO \leq 2.5V$: SST charging current is set to 40uA
- (b) CSO capacitor is charged by 750uA

LEB is also effective for OCP2.

If OCP2 is not triggered within 8 cycle of FBL triangle after last OCP2 detection, SST capacitor is discharge by Itimer(refresh) of 650uA until SST terminal voltage decreases to 2.1V.

[CSO]

In OCP2 operation, LLC operating frequency is varied according to CSO terminal voltage.

Voltage and frequency characteristics are shown in Fig.22.

CSO capacitor is pre-charged to 0.9V initially, Frequency shift begins when CSO terminal voltage exceeds 1.0V and operating frequency increases according to terminal voltage increase.

As a result, output power is limited.

Please notice power limiting point and frequency relationship closely depends on resonant condition (inductance ratio and operation mode of CRM / CCM / DCM).

Charging maximum voltage of CSO is 2.5V.




Fig.22 CSO voltage vs frequency




Fig.23 OCP2 timing

[Capacitive mode protection (di/dt protection)]

di/dt protection operates when CSL terminal voltage decreases to +/-0.070V.

Specifically, +0.07V in high side MOSFET ON period and -0.07V in low side MOSFET ON period.

When di/dt protection operates, MCZ5209SN behavior is as follows :

- (a) FBL starts Ct charging and disables VGH/VGL output instantaneously.
- (b) SST capacitor is charged according to IC operating mode
 - Normal mode : SST charging is disabled
 - Active stbby mode : charging current is set to 40uA during 8 cycles
 - Burst mode : charging current is set to 40uA during 8 cycles

Fast cycle by cycle operation prevents most dangerous capacitive mode stress of MOSFETs.

Please notice generic switching loss calculation and transient Tj estimation have no meaning for MOSFET capacitive mode stress.

LEB is also effective for di/dt protection.




Fig.24. Capacitive mode protection timing

Table 13 shows the SST and CSO charging status according to each protection and LLC operating mode.

Table .13 SST and CSO charging status

Detection mode	Operation mode	SST charging	CSO charging
OCP1	Normal mode	(A)	(B)
	Active stdby mode		
	Burst mode		
OCP2	Normal mode	(C)	(D)
	Active stdby mode		
	Burst mode		
Capacitive mode (di/dt)	Normal mode	N.A.	N.A.
	Active stdby mode	(A)	
	Burst mode	(A)	

(A) SST capacitor is charged by 40uA during 8 cycle of FBL triangle

(B) CSO capacitor is charged by 750uA during 8 cycle of FBL triangle

(C) SST capacitor is charged by 1.7uA($1V \leq V_{cso} < 1.5V$), 40uA($1.5V \leq V_{cso}$)

(D) CSO capacitor is continuously charged by 750uA if CLS terminal voltage exceeds OCP2 threshold

Table .14 CSL / CSO terminal thresholds

parameter	symbol	condition	typ.spec.
CSL voltage of OCP1(+/-)	Vocp1(+/-)		+/- 0.525 V
CSL voltage of OCP2(+/-)	Vocp2(+/-)		+/- 0.350 V
CSL voltage of di/dt(+/-)	Vdidt(+/-)		+/- 0.070 V
CSO terminal pre-charging	Vcso(pre)	CSL=0V	0.90 V
CSO voltage (freq shift start)	Vcso(ocp2)	$ V_{ocp2}(+/-) < CSL < V_{ocp1}(+/-) $	1.0 V
CSO voltage for SST charging current switch	Vcso(tmr)		1.5 V
CSO charging current	Icso(ocp2)		-750 uA

2.4.3.2 Brown out protection : FBP (pin 5)

Input brown out protection for LLC converter is performed by using FBP terminal voltage. SST capacitor is charged or discharge according to FBP terminal voltage level.

Operating threshold is switched according to IC operating mode as shown in Table 15.

Table .15 FBP terminal threshold by each operating mode

Operation mode	SST charging	SST discharging
Normal mode	2.2V	2.0V
Active stdby mode	0.65V	0.55V
Burst mode	0.65V	0.55V

Table .16 Brown out threshold

parameter	symbol	condition	typ.spec.
Brow out threshold 1(on)	Vsen1(ss-reset)	Normal mode	2.2 V
Brow out threshold 2(off)	Vsen2(ss-reset)	Normal mode	2.0 V
Brow out threshold 3(on)	Vsen3(ss-reset)	AS mode/Burst mode	0.65 V
Brow out threshold 4(off)	Vsen4(ss-reset)	AS mode/Burst mode	0.55 V

2.4.3.3 SST terminal (pin 13) (Soft start timing / Safe startup / Timer delay protection timing)

SST terminal is assigned to four functions as follows :

- (1) Soft starting
- (2) Safe startup (startup di/dt protection : Tss(3))
- (3) protection Delayed timer
- (4) Timer delayed latching

(1) Soft start

MCZ5209 adopts generic LLC soft start function of Frequency shift from high frequency decreasing to stabilized frequency as shown in Fig.25.

SST charging starts when three conditions are satisfied as followings :

- (a) Vc2 terminal voltage $\geq 10.0V$ AND
- (b) LS terminal voltage $\geq 2.0V$ AND
- (c) FBP terminal voltage \geq specified threshold (described in Table 15)

SST operation timing is shown in Fig.26.

FBL oscillator starts generating reference triangle when SST terminal voltage exceeds 0.6V.

Initial Startup frequency fss is determined by Ct value. This frequency can be independent from LLC maximum frequency fmax.

SST terminal is clamped to 2.1V after startup period ended unless protection operation starts.




Fig.25 SST voltage and operation frequency




Fig.26 SST operation timing

(2) Safe startup Tss(3)

MCZ5209SN has safe startup function to suppress body diode didt mode in beginning of startup period.

Resonant capacitor applied voltage is unstable in the beginning period just after LLC startup. In this period conventional gate driving has possibility of MOSFET body diode didt stress. MCZ5209SN starts with slightly unbalanced non symmetrical drive to quicken convergence of resonant capacitor voltage and unbalanced resonant current enters stable operation as shown in Fig.27.




Fig.27 Safe startup : Tss(3) timing

(3) Timer delayed latching protection

MCZ5209SN has timer delayed latched protection mode.

Refer to Table 13 and Fig.28 to confirm Timer charging condition and timing.

SST capacitor charging start when abnormal condition is detected like OCPs.

Charging current is switched according to LLC operating mode as shown in Table 13.

OCPs triggers SST capacitor charging. IC output is disabled when SST terminal voltage reaches to 3.5V and SST capacitor starts to be discharge by 6.7uA, and IC restarts operation automatically when SST terminal voltage decreases to 0.3V.

Latch counter is built in to prevent undesirable latching. Even if timer delayed off protection worked with one protection cycle, IC resumes normal operation once abnormal condition is removed. Continuous latching works only after twice counting of continuous abnormal condition.

Continuous latched status is released when Vc2 voltage decreases to 7.5V.

Detailed operation timing is shown in Fig.28

Condition (A) :

Abnormal condition (like over load) is removed before SST terminal voltage reached to 3.5V.

SST capacitor starts to be discharged by 650uA just after abnormal condition is removed,

VGH/VGL is not disabled and Latching status is not counted.

Condition (B) :

IC output is disabled when SST terminal voltage reaches to 3.5V and latching mode is counted, SST capacitor starts to be discharged by 6.7uA until SST terminal voltage decreases to 0.3V.

SST terminal voltage increases again and VGH/VGL is enabled when voltage exceeds 0.6V.

When abnormal condition is not detected at the instant of SST = 1.5V, latching counter is initialized and operation restarts.

Condition (C) :

When abnormal condition is not removed continuously, IC enters into latching stop mode and PFC output is also disabled.




Fig.28 SST timer delayed latching timing

Table .17 SST terminal threshold

parameter	symbol	condition	typ.spec.
LLC enable threshold	Vss		1.5 V
SS charging current1	I _{ss(charge)1}	SST=0V	-90 uA
SS charging current 2	I _{ss(charge)2}	SST=1.0V	-30 uA
SS discharging current	I _{ss(discharge)}	SST=1.0V FBP=0V	180 uA
SST open voltage	V _{ss(open)}		2.1 V
LLC starting SST voltage	V _{ss(st)}		0.6 V
LLC stop SST voltage	V _{ss(sp)}		0.5 V
Timer threshold 1(off)	V _{timer(set)}		3.5 V
Timer threshold 2(reset)	V _{timer(reset)}		0.3 V
Timer charging current 1	I _{timer(charge)1}	CSL > IV _{ocp1} (+/-)I	-40 uA
Timer charging current 2	I _{timer(charge)2}	Table 13	-1.7 uA
Timer charging current 3	I _{timer(charge)3}	Table 13	-40 uA
Timer discharging current (Refresh)	I _{timer(refresh)}		650 uA
Timer discharging current (interval)	I _{timer(discharge)}		6.7 uA

2.5 Common section

2.5.1 AC Line Sensing : LS (pin 7)

LS terminal is a line sensing input to control PFC and LLC operation status according to line input voltage.

PFC and LLC operation is enabled when LS terminal voltage exceeds 2.0V as shown in Fig.30.

When LS terminal voltage is less than 2.0V or decreases to 1.5V after exceeding 2.0V, COMP capacitor, SST capacitor, Vc1 capacitor and BURST capacitors are discharged.

LS function can be used as input low voltage protection or another protection with external signal.





Fig.30 Line sensing timing

Table .18 LS terminal electrical characteristics

parameter	symbol	condition	typ.spec.
LS shreshold (VGP/VGH/VGH enable)	Vls(st)	Vin=Vc1=24V	2.0 V
LS shreshold (VGP/VGH/VGH disable)	Vls(sp)	Vin=Vc1=24V	1.5 V
BURST terminal dischargig current (LS off)	Ibst(Istdis)	Vin=Vc1=24V , LS=0V	4.5 mA
Vc1 terminal discharging current (LS off)	Ivc1(Istdis)	Vin=Vc1=24V , LS=0V	1.8 mA

2.5.2 Active stdby and burst mode

IC operating mode is determined by ASTBY terminal voltage

Operation status and operatin mode according to ASTBY voltage is shown in Table 19.

Table .19 ASTBY terminal voltage vs operation mode

ASTBY terminal voltage	Operating mode	PFC	LLC
$0V \leq \text{ASTBY} < 1.0V$	Normal mode	enabled	Symmetric
$1.0V \leq \text{ASTBY} < 3.2/3.0V$	Asymmetric step mode	enabled	Asymmetric
$3.2/3.0V \leq \text{ASTBY} < 4.0/3.9V$	Active stdby mode	disabled	Asymmetric
$4.0/3.9V \leq \text{ASTBY} \leq 4.5V$	Burst mode	disabled	Asymmetric

2.5.2.1 Active stdby ASTBY (pin 8)

Active stdby mode is asymmetric LLC operation mode to improve light load efficieny reducing magnetizing current.In this operating mode VGL on period is expanded to duty ratio of VGH and VGL reaches to 1 : 2. Detail timing is shown in Fig.31.

IC operates in normal mode when ASTBY terminal voltage is less than 1V as shown in table 19 and enters into LLC acymmetric step mode at ASTBY terminal voltage is from 1V to 3.2V.In this mode, asymmetry is varied according to ASTBY terminal voltage, from 1:1 to 1:2.PFC is not disabled during this mode.

PFC is disabled and LLC enters into fixed asymmetric operation mode when ASTBY terminal voltage exceeds 3.2V. To restart to asymmetric step mode, sink ASTBY terminal to less than 3.0V. When entering into active stdby mode, brown out protection threshold voltage is switched from 2.2V/2.0V to 0.65V/0.55V and Timer charging is enabled by didt protection.

In restart from active stdby mode to asymmetric step mode period, brownout threshold voltage is switched from 0.65V/0.55V to 2.2V/2.0V after FBP terminal voltage exceeds AS mode reset masking voltage of 2.4V.

2.5.2.2 Burst mode operation ASTBY,BURST,SSC (pin 8,9,14)

IC enters into Burst mode when ASTBY terminal voltage exceeds 4.0V. ASTBY terminal voltage should be 3.9V or less to reset burst mode to continuous mode.

SSC terminal is opened during burst mode to shorten startup period. In normal mode snd active stdby mode, SSC capacitor is sinked by 5mA.

BURST terminal is sinked internally by lbst(dis)1 of 400uA in normal mode and active stdby mode, This internal current sinking is disabled when IC enters into burst mode.

Generally sensed dividing voltage from Vc1 or external signal is applied to BURST terminal, SST capacitor is discharged and LLC operation enters into halt mode when BURST terminal voltage exceeds 2.0V and SST capacitor charging starts and LLC operation restarts when BURST terminal voltage decreases to 1.8V .

Timing detail is shown in Fig.31.




Fig.31 Active stdbby mode and Burst mode timing .

Table . 20 ASTBY,BURST terminal threshold

項目	symbol	condition	typ.spec.
ASTBY open voltage	Vastby(open)	Vin=Vc1=24V,SST=2.5V	4.5 V
ASTBY threshold (Burst enable)	Vastby(bston)		4.0 V
ASTBY threshold (Burst disable)	Vastby(bstoffs)		3.9 V
BURST threshold (LLC disable)	Vbst(H)		2.0 V
BURST threshold (LLC enable)	Vbst(L)		1.8 V
ASTBY threshold (step symmetry start)	Vas(stpon)		3.0 V
ASTBY threshold (step symmetry end)	Vas(stpoffs)		1.0 V
ASTBY threshold (AS mode enable)	Vas(on)		3.2 V
ASTBY threshold (AS mode disable)	Vas(off)		3.0 V
BURST discharging current 1	Ibst(dis)1	ASTBY<Vastby(bston/off) BURST=1.5V	400 uA
BURST discharging current 2(burst mode)	Ibst(dis)2	ASTBY>Vastby(bston/off) BURST=1.5V	0 uA
SSC discharging current	Issc(dis)	ASTBY<Vastby(bston/off) SSC=0.5V	5 mA

2.5.3 Thermal shutdown

MCZ5209SN has TSD (thermal shutdown) protection internally. Operating temperature is 140°C with 40 °C hysteresis. VGP/VGH/VGL output is disabled when TSD worked to prevent overheating.

3 Selection of component value

Component selection process is described hereafter. Fig.33 shows an example of self-biased single output LLC with active stbby and burst mode by external signal. Refer to Fig.45 also that shows self-biased LLC without active stbby and burst mode.




Fig.33. MCZ5209SN with active stbby and burst mode example

3.1 PFC section

3.1.1 PFC boost inductor

Following is general method of PFC boost inductor design.

Po : PFC nominal output power

Po(max) : PFC maximum output power

Ps : PFC output power at OCP operating point
generally 1.2 – 1.5 x Po(max)

< selection of core >

Core gap is generally less than 2mm considering winding loss caused by leakage flux.

$$l_g = 4\pi \times \frac{A_e \times N_p^2}{L_p} \times 10^{-7} \quad [\text{mm}] \quad \text{--- (1)}$$

$$L_p = T_{on} \times \frac{V_{in(AC)min} \times \sqrt{2}}{I_{dp}} \times 10^3 \quad [\text{mH}] \quad \text{--- (2)}$$

$$I_{dp} = \frac{P_s \times 2 \times \sqrt{2}}{\eta \times V_{in(AC)min}} \quad [\text{A}] \quad \text{--- (3)}$$

$$T_{on} = D_{on} \times T_{max} = \frac{D_{on}}{f_{min}} \quad [\text{s}] \quad \text{--- (4)}$$

$$D_{on} = \frac{V_o - V_{in(AC)min} \times \sqrt{2}}{V_o} \quad \text{--- (5)}$$

where A_e is effective cross section area of core [mm^2], f_{min} is the minimum operating frequency [Hz] e.g. 40k-60kHz for universal input and 50-70kHz for single range input .

< turns of main winding N_p >

Main winding turns N_p is calculated from formula(6).

$$N_p = T_{\text{on}} \times \frac{V_{\text{in(AC)min}} \times \sqrt{2}}{\Delta B \times A_e} \times 10^9 \quad [\text{Turn}] \quad \text{--- (6)}$$

ΔB is core flux density [mT]. Generally less than 350mT is chosen to considering saturation under high temperature condition in general high frequency use ferrite material.

< turns of sensing winding N_c >

More than 1.5V is required as ZC winding pulse voltage in maximum input condition. So calculate turns of N_c winding from formula (7).

$$N_c > 1.5 \times \frac{N_p}{V_o - \{\sqrt{2} \times V_{\text{in(AC)max}}\}} \quad [\text{Turn}] \quad \text{--- (7)}$$

$N_p : N_c$ is almost 10 : 1 when assuming universal input $V_{\text{in(AC)max}}$ is 264V and PFC output voltage V_o is 390V.

Example : $N_c = 5$ turns when $N_p = 50$, $V_{\text{in(AC)max}}=264\text{V}$, $V_o=390\text{V}$ ($N_c > 4.5$).

< wire >

N_p winding cross section area is chosen considering rms current $I_L(\text{rms})$ [A] and desired current density [A/mm^2] in specified condition.

Fig.34 shows $I_L(\text{rms})$ versus output power example in AC 85V input condition.




Fig.34 $I_L(\text{rms})$ at AC 85V input

3.1.2 PFC MOSFET(Q141)

Rms current is calculated from formula (8)

$$I_{\text{drain(rms)}} = \frac{2\sqrt{2} \times P_{\text{in}}}{V_{\text{in(ac)}}} \times \sqrt{\frac{1}{6} - \frac{4\sqrt{2} \times V_{\text{in(ac)}}}{9 \times \pi \times V_o}} \quad \text{-----(8)}$$

Turn off current of MOSFET in CRM PFC is large, so take care of surge voltage at turn off instance. Generally Vds rating of > 1.2 x Vo is chosen.

3.1.3 PFC blocking (output) diode (D111)

Rms current is calculated from formula (9)

$$I_{\text{Diode(rms)}} = \frac{2\sqrt{2} \times P_{\text{in}}}{V_{\text{in(ac)}}} \times \sqrt{\frac{4\sqrt{2} \times V_{\text{in(ac)}}}{9 \times \pi \times V_o}} \quad \text{-----(9)}$$

Avalanche ruggedness of D111 cannot be expected, so voltage rating should be strictly considered. 600V FRD of low Vf type is recommended. CRM PFC does not require ultra-fast FRD, Vf is important. Please notice inrush current withstanding Ifsm when additional inrush bypass diode is not used.

Recommended diode example : D2(3)FK60 / S3K60 / SF3(5,8,10,20)K60M (Shindengen)

3.1.4 Inrush current bypass diode (D110) : optional

Inrush current bypass diode is used when PFC inductor audible noise at startup transient is not negligible or PFC blocking (output) diode rush current Ifsm withstand is poor. In this case choose general diode with enough Ifsm withstanding , not FRD.

Recommended diode example : S2V60 / S3V60 / D3F60 / D4F60 (Shindengen)


3.1.5 ZC terminal

VGP turn on timing can be adjusted adding C131 between ZC and GND as shown in Fig.35.

C131 delays turn on timing to switch at bottom of Vds swing valley. Initial value is open.

Permissible terminal current of ZC terminal is +/-5mA, so limit terminal current to 80% rating by resistor R131 .

Rzc value should be larger than maximum value calculated from formula (10) and (11)



◆ Nc winding pulse voltage positive side

$$R_{ZC+} = \frac{V_o \times \left(\frac{N_c}{N_p}\right) - 7.5}{4 \times 10^{-3}} \quad [\Omega] \quad \text{--- (10)}$$

- 7.5V is ZC terminal clamping internal zenor voltage

◆ Nc winding pulse voltage negative side

$$R_{ZC-} = \frac{(-V_{\text{in(AC)}} \max \times \sqrt{2}) \times \left(\frac{N_c}{N_p}\right)}{-4 \times 10^{-3}} \quad [\Omega] \quad \text{--- (11)}$$

Fig.35 . ZC connection

Design example of $V_o=400[V]$, $V_{in(AC)max}=276[V]$, $N_p=50[Turn]$, $N_c=5[Turn]$:

$$\diamond \text{ Nc winding positive pulse voltage : } R_{zc+} = \frac{400 \times \left(\frac{5}{50}\right) - 7.5}{4 \times 10^{-3}} = 8.1[k\Omega]$$

$$\diamond \text{ Nc winding negative pulse voltage : } R_{zc-} = \frac{(-276 \times \sqrt{2}) \times \left(\frac{5}{50}\right)}{-4 \times 10^{-3}} = 9.8[k\Omega]$$

So ZC current limiting resistor R131 should be larger than 9.8kΩ.

3.1.6 Phase compensation (R132,C132,C133)

Error amp is a transconductance amp (gm amp).
Connect C/R filters for phase compensation as described in Fig.36.

C133 value is calculated from formula(12).
Choose around 20Hz for cut off frequency f_c .
 $C132 \approx 1/10 \times C133$.

$$C133 \approx \frac{130}{2\pi \times f_c} \quad [\mu F] \quad \text{--- (12)}$$

- gm amp transconductance is 130 [$\mu A / V$]

Transconductance of gm amp is 200[$\mu A/V$]
when SST terminal voltage is less than 1.5V. So PFC output overshoot and undershoot is suppressed at startup period.

Although larger R132 increases gain in higher frequency region than f_c , too large R132 causes waveform distortion. Start with 1k – 10kΩ as initial value.

Recommended initial value example : R132=1kΩ, C132=0.22 μF , C133=2.2 μF

Adjust C/R values in actual operation.




Fig.36 . COMP terminal connection

3.1.7 PFC output voltage adjustment (R111~R115,C112)

PFC output voltage is sensed by voltage divider (R111 - R115) and applied to FBP terminal as shown in Fig.37.

Error amp threshold voltage is 3.0V, so dividing ration is calculated from formula (13).R111-114 is considerably high impedance to suppress ineffective power loss.3 – 4MΩ is recommended when assuming PFC output voltage is around 400V.

Add filtering capacitor C112 of 1000pF – 2200pF in paralleled to FBP and GND.




Fig.37 . FBP connection

$$(R111 + R112 + R113 + R114) = \frac{R115 \times (V_o - 3.0)}{3.0} \quad [\Omega] \quad \text{--- (13)}$$

Please take notice about tolerance and temperature coefficient of high voltage sensing resistor. And also electrolytic corrosion is sensitive in high voltage sensing use, cheap carbon-film resistor is not recommended.

3.1.8 PFC OCP operation point adjustment (R121,R126,C121)

Cycle by cycle current limiting point is determined by R121 value in formula (14).

Choose desired maximum limiting output power P_s as $1.2 - 1.5 \times P_{omax}$.

Take notice about flux density in worst case considering core saturation.

Generally insert RC filter for sensing voltage smoothing, 1000pF for C121 and 100-1kΩ for R126.

$$R121 = 0.5 \times \frac{\eta \times V_{in(AC)min}}{2 \times \sqrt{2} \times P_s} \quad [\Omega] \quad \text{--- (14)}$$

3.1.9 PFC output capacitor selection (C111)

Dynamic OVP(over voltage protection) operating threshold is $1.08 \times V_{th}$ (3.0V).

So consider voltage rating with enough margins .

$$V_o(OVP) = V_o \times 1.08 \quad [V] \quad \text{--- (15)}$$

Please notice ripple current flows in output capacitor C111 has two element, and its rms current is expressed as formula (38) in worst case.

(LLC and PFC operating frequency and phase is independent)

$$I_{Co(rms)} = \sqrt{(I_{PFC})^2 + (I_{LLC})^2} - I_o \quad \text{----- (38)}$$

where I_{PFC} equals to PFC diode rms current described in section 3.1.3 and I_{LLC} is almost same as LLC high side MOSFET drain current described in formula (39) of section 3.2.2.

3.2 LLC section

3.2.1 LLC main transformer

LLC works well in resonant point operation (CRM) considering efficiency and EMI. Hereinafter LLC is assumed to operate in CRM.

FHA (fundamental harmonics approximation) analysis using inductance ratio and Quality factor Q based design possibly cannot optimise resonant condition.

In this section general parameter selection using actual value is described.

- (1) choosing Inductance and capacitor value
- (2) choosing turns ratio
- (3) flux density confirmation
- (4) final study in actual operation

- (1) choosing Inductance and capacitor value

Table 21 shows typical Cr value according to output power and input voltage spec when nominal operating frequency is from 50kHz to 100kHz.

Table .21 typical resonant capacitor value

Output power	AC100V	AC200V	PFC(DC390V)
50W - 100W	0.10uF	0.027uF	0.010uF
100W - 200W	0.15uF	0.033uF	0.022uF
200W - 300W	0.22uF	0.047uF	0.033uF

Calculate Lp setting frequency to 0.75 x fr (resonant frequency) by formula (16)

$$f \times 0.75 = \frac{1}{2 \times \pi \sqrt{(L_p \times C_r)}} \quad \text{--- (16)}$$

Lr and Lp inductance ratio is important, in this case 20% - 30% of Lp is assumed as Lr. Leakage inductance (= resonant inductance) is depends on transformer bobbin and winding structure, inductance adjustment is necessary after final transformer is fixed.

Main resonant frequency **fr** is expressed as formula (17)

$$f_r = \frac{1}{2 \times \pi \sqrt{(L_r \times C_r)}} \quad \text{--- (17)}$$

- (2) Turns ratio

Turns ratio ($n=N_p/N_s$) determines CRM point (Input dc voltage where LLC works in CRM operation).

$$n = \frac{V_{in}}{2 \times k \times (V_o + V_F)} \quad \text{--- (18)}$$

k : coupling coefficient

equivalent turns ratio $n_{eq}=k \times n$

V_F : output diode forward voltage

coupling coefficient **k** is expressed as formula (19)

$$k = \sqrt{1 - \frac{L_r}{L_p}} \quad \text{--- (19)}$$

L_p : primary inductance

L_r : leakage inductance (= resonant inductance)

Primary main winding turns N_p is expressed as formula (20) using AL-value(AL).

$$N_p = \sqrt{\frac{L_p}{AL}} \quad \text{--- (20)}$$

AL : AL-Value

$$N_s = \frac{N_p}{n} \quad \text{--- (21)}$$

Circuit simulation study using parameters calculated above is recommended..

(3) flux density

Confirm magnetizing flux density ΔB_m .

$$\Delta B_m = \frac{L_p \times I_{pk}}{N_p \times A_e} \quad \text{--- (22)}$$

Magnetizing current peak in CRM operation is expressed as formula (23)

$$I_{pk}(L_m) = \frac{V_o \times n_{eq}}{4 \times L_m \times f_r} \quad \text{--- (23)}$$

(4) Study by actual operation

Exam following items in actual operation.

- Suppressing of Startup di/dt occurrence.
- Capacitive mode margin in power off holdup period and OCP operating condition.
- Stable switching under dynamic load condition
- VB voltage increase in OCP1 operation at shorted load condition
- FBL waveform stability
- Vds rating of PFC and LLC during shorted load condition
- Gate – source voltage turn off ringing of PFC and LLC

3.2.2 LLC MOSFET (Q241,Q242)

LLC MOSFET drain current in ideal CRM operation is calculated from formula (39), MOSFET loss can be simply estimated as $R_{ds} \times I_{drain(rms)}^2$ as initial value.

$$I_{drain(rms)} = \sqrt{\left(\frac{\pi \times I_o}{4 \times n_{eq}}\right)^2 + \left(\frac{V_o \times n_{eq}}{8 \times L_m \times f_r}\right)^2} \quad \text{----- (39)}$$

where : I_o = output dc current, V_o = output voltage, n_{eq} = equivalent turns ratio
 L_m = magnetizing inductance, f_r = resonant frequency of C_r and L_r

$V_o \times 1.2- 1.3$ is enough as voltage rating of LLC MOSFET because V_{ds} is clamped to input dc bus voltage (= PFC output voltage.). V_{ds} surge voltage of turn off instance caused by parasitic inductance becomes maximum at OCP1 operating condition.

3.2.3 LLC oscillator (C211,R211,R212)

LLC operation control is performed by varying C_t discharging current. (Fig.38)
 LLC Gate drive dead time, start frequency (f_{ss}), Minimum frequency (f_{min}) and maximum frequency (f_{max}) is determined by R_t , C_t and R_{212} shown in Fig.38.

C_t : timing capacitor
 R_t : timing resistor
 FB : f_{max} adjusting resistor




Fig. 38. FBL terminal connection

3.2.3.1 Dead time and initial startup frequency f_{ss}

Initial dead timer is determined by C_t and R_t as shown in Fig.39.

Dead time is not constant and it increases according to operating frequency increases. This characteristics helps to keep ZVS in wide LLC operation range.




Fig.39. dead time and f_{ss}

3.2.3.2 Minimum frequency (fmin)

Minimum frequency (fmin) is determined by timing capacitor Ct and timing resistor Rt. Fig.40 shows the characteristics of frequency vs Rt and Ct value.

Basically Ct charging time (= dead time) and discharging time (ON period) is calculated from formula (24) and (25),

Minimum frequency fmin is expressed as formula (26).

Vfbl(top) and Vfbl(bottom)1 is varied slightly in actual operation due to internal delay time.

Please refer to precise design calculation sheet supplied to the customers separately.




Fig.40. Rt vs frequency

$$t_{\text{charge}} = \frac{Rt \times Ct \times Vfbl_{(top)}}{Rt \times 9.0 \times 10^{-3} - Vfbl_{(top)}} - \frac{Rt \times Ct \times Vfbl_{(bottom)1}}{Rt \times 9.0 \times 10^{-3} - Vfbl_{(bottom)1}} \quad \text{--- (24)}$$

$$t_{\text{discharge}} = -Rt \times Ct \times \ln \frac{Vfbl_{(bottom)1}}{Vfbl_{(top)}} \quad \text{--- (25)}$$

$$f_{\text{min}} = \frac{1}{2 \times (t_{\text{charge}} + t_{\text{discharge}})} \quad \text{--- (26)}$$

3.2.3.3 Maximum frequency (fmax)

Maximum frequency is determined by Ct and total resistance connected to FBL terminal. Total resistance Rt1 is paralleled resistance of Rt and FB when Vce of opto coppler PC201 is assumed as zero volt. So fmax is calculated from formula (24) – (26) substituting Rt1 to Rt.

$$Rt1 = \frac{Rt \times FB}{Rt + FB} \quad \text{--- (27)}$$

3.2.4 LLC soft start (C235)

In this section timer delayed protection timing during protection mode and starting time constant of startup period are described.

SST capacitor starts to be charged by 30uA constant current when SST terminal voltage exceeds 0.6V. OCP timer charging is enabled when SST terminal voltage exceeds 1.5V, so startup should be completed before SST terminal voltage reaches to 1.5V. Thus transient period to 1.5V is calculated as startup time t_{ss} as formula (28). Refer to MCZ5209 spec sheet to see SST terminal voltage and operating frequency characteristics detail.

$$t_{ss} = \frac{0.9 \times C235}{30 \times 10^{-6}} \quad \text{--- (28)}$$

SST capacitor charging current during OCP1 operation and di/dt protection in active stbby mode $I_{timer(charge)1}$ is 40uA, so transit time until SST voltage reaches to 3.5V is calculated from formula (29).

$$t_{timer} = \frac{1.4 \times C235}{40 \times 10^{-6}} \quad \text{--- (29)}$$

SST charging current during OCP2 operation is varied according to CSO terminal voltage. の時の charging current $I_{timer(charge)2}$ when $CSO \leq 1.5V$ is 1.7uA, so transit time until SST voltage reaches to 3.5V is calculated from formula (30).

$$t_{timer} = \frac{1.4 \times C235}{1.7 \times 10^{-6}} \quad \text{--- (30)}$$

Timer charging current $I_{timer(charge)3}$ is 40uA when CSO terminal voltage is larger than 1.5V. In this condition T_{timer} where SST terminal voltage reaches to 3.5V is calculated from formula (29).

SST capacitor discharging current $I_{timer(discharge)}$ after SST terminal voltage reached to 3.5V and gate outputs are disabled is 6.7uA. Gate outputs disable status is initialized when SST terminal voltage decreases to $V_{timer(reset)}$ of 0.3V. Thus converter operation halt time period $T_{timer(stop)}$ during OCP timer delayed protection is calculated from formula (31).

$$t_{timer(stop)} = \frac{3.2 \times C235}{6.7 \times 10^{-6}} \quad \text{--- (31)}$$

In BURST mode, SSC terminal internal sinking is disabled so timing capacitance equals to total capacitance of C235 and 236 connected in series, it is expressed as formula (32).

$$C(\text{ser}) = \frac{C235 \times C236}{C235 + C236} \quad \text{--- (32)}$$

Substitute C235 to $C(\text{ser})$ in formula (28) – (31) when burst mode is assumed.

3.2.5 OCP operation point adjustment (R221,R225,R226,C222)

CSL terminal is the sensing input of main resonant current. MCZ5209 can be applied to both of resistor sensing method and capacitor sensing method.

Resistor sensing is inexpensive and sensing deviation is small but sensing resistor produces small loss of 0.2 – 0.3W.

Capacitor sensing loss is smaller than resistor sensing, but sensing deviation is large.

Resistor sensing connection example is shown in Fig.41.

10 - 47Ω is recommended for CSL filtering and adjusting resistor R225. Please consider CSL sourcing current of 90uA. R226 is for sensing voltage adjustment. Add filtering capacitor C222, around 0.01uF is recommended.




Fig.41. CSL/CSO connection

Sensing resistor R221 value is calculated from formula (33), where I_{pk} is desired resonant current peak when OCP2 operation starts. Operating point can be adjusted using sense divider of R225 and R226. Calculate R226 using 10Ω - 47Ω as R225 from formula (34).

After actual resistor value is fixed, recalculate I_{pk} using formula (35).

$$R221 > \frac{0.35}{I_{pk}} \quad [\text{ohm}] \quad \dots(33)$$

$$R226 = \frac{0.35 \times R225}{I_{pk} \times R221 - 0.35} \quad [\text{ohm}] \quad \dots(34)$$

$$I_d = \frac{R225 + R226}{R226 \times R221} \times 0.35 \quad [\text{A}] \quad \dots(35)$$

Add C223 and R227 to CSL terminal. C223 is charged when OCP1 or OCP2 operates and operating frequency increases according to CSO terminal voltage.

Frequency characteristics is shown in table 13. Adjust C223 in actual operation.

For example long interval as 5 second latching is possible using large C223 capacitance like in audio amp application usage.

As initial value, choose 0.1uF – 1uF for C223 and 10k – 100k for R227.

3.3 Common part

3.3.1 Self bias winding

When using HV startup, generally LLC bias winding output voltage is used as self bias Vc1 voltage. After Vc1 supply is established, internal HV startup switch is disabled and produces no startup part power consumption. Bias winding voltage should be 12.6V in worst case condition including burst mode operation.

Fig.42 shows self-bias vcc circuit example.

Vc1 maximum rating is 35V. If winding output dc voltage exceeds 30V in worst condition, add external Vc1 dropper as shown in Fig.42. Winding output dc voltage is maximum at input bus voltage minimum and Po max or OCP operating condition when using loose coupled LLC transformer primary winding.

Also external vcc dropper reduces MCZ5209 temperature rise.

Output voltage of external vcc dropper should be larger than 12.6V in worst condition.

R233 is a few ohms to limit rush current and adjust winding output dc voltage.

D1FL20U M1FL20U D1NL20U (200V UFRD) or D1FJ10 (SBD) – Shindengen is recommended for D231.




Fig.42 bias winding connection

3.3.2 Line sensing

Half wave LS terminal connection example is shown in Fig.43. Rectified half wave voltage is divided and smoothed by R104-107 and C107 and applied to LS terminal. Sensing voltage time constant can be shortened by smaller C107 using full wave rectification from both AC line.

LS terminal voltage in half wave sensing VLSin is calculated as formula (36). C107 value is chosen to keep sensing voltage ripple smaller than sensing threshold hysteresis. Too large C107 increases startup delay after AC input is applied.

Fig.43 shows an example of AC90V - AC264V input spec., R104 - R107=2.2MΩ, R108=560kΩ, C1=0.47uF are chosen. R108, C107 should be placed close to MCZ5209SN LS terminal.




Fig.43. LS connection

LS terminal voltage at input voltage AC(rms)
VLSin is :,

$$V_{LSin} = \frac{AC(rms)}{1.72} \times \frac{R2}{R1+R2} \quad [V] \quad \dots (36)$$

Sensing divider R1+R2 consumption is calculated by formula(37).

$$R_{loss} = \left(\frac{AC(rms)}{1.3} \right)^2 \div (R1+R2) \quad [W] \quad \dots (37)$$

3.3.3 Burst mode and Active stbby mode selecting component value

Fig.44 shows an example of burst / active stbby selecting circuit configuration with external signal. Secondary housekeeping output voltage during burst mode operation is assumed as 5V dropper output connected in output 12V line.

[BURST timing setting components]

15kΩ is chosen for R231 considering BURST terminal sinking current 400uA, and 75kΩ was chosen for R232 to satisfy BURST terminal voltage exceeds 2.0V when Vc1 is 12V (Vc1 UVLO) R255 determines sinking current from BURST terminal of output drop bottom limiting operation Worked. In this case 4.7kΩ is chosen as R255 to sink 400uA at BURST = 2.0V condition. Burst off period can be adjusted by C232, 0.01uF in this case.

[Output voltage drop bottom limiting components]

In open load or extremely high load, burst interval is simply determined by primary IC supply voltage Vc1 and output housekeeping voltage 5V is stabilized. But when 5V load is increased, 5V dropper input voltage (= 12V in this case) possible reaches to less than 5V because output voltage ripple decaying slope during burst operation is determined by 12V/5V output capacitance and 5V load resistance.

To avoid 5V output voltage drop, bottom keeping function is added as in Fig.44. Bottom minimum is set to 6.2V. Reference voltage of shunt regulator IC302 (2.5V) and output voltage sensing divider R384 and R385 determines output bottom voltage limit. More than 1mA is recommended as collector current of Q301 when Q301 turn ons.

When open load consumption is sensitive during burst mode, use low current shunt regulator IC as IC302 and increase R383 value.

[ASTBY terminal voltage setting components]

Dividing voltage by R256 and R257 is applied to ASTBY terminal when Active stbby signal is low. 3.2V to 4.0V is necessary to keep IC operation in Active stbby mode. Please consider Q251 Vce(sat) and D251 Vf.




Fig.44. Additional circuit example for Burst / Active stbby

4 . Application example

4.1 Single output self-bias LLC





Fig. 45. Typical application circuit

5 Mechanical dimension

5.1 SOP24



Notes: